

FIG. 2




FIG. 3




FIG. 4




FIG. 5





FIG. 6(A)	3(A)	CONFIGURAT 512 PAGE 0	ATION OF D/	CONFIGURATION OF DATA AREA (2096 BYTES) 512 8 512 * 512 8 512 * NAMANGEMENT PAGE 1: MANAGEMENT PAGE 2	* . * . * . * . * . *	8 512 ************************************	2 8 ***********************************	8 8 ECC0 ECC1
FIG. 6(B)	3(B)	CONFIGURAT		▼	NAGEMENT ARE/ WL PROCESSING MANAGEMENT (WL ARRANGEMENT (COUNT OF ERASING)	A (16 BYTES	OCC.	S
FIG. 6(C)	<i>(C)</i>	CONFIGURA MGM CODE	TION OF SE	CONFIGURATION OF SECTOR MANAGEMENT AREA (SAND) WILL WILL WAL MANAGEMENT MANAGEMENT MANAGEMENT (NO. 0F SETTINGS)	GEMENT AREA WITH STRING MANAGEMENT (NO. OF SETTINGS)	A (SAND)	CECCT	HECC
			DEFECT	DEFECT MANAGEMENT TABLE	TABLE		WL PROCE MANAGEM	WL PROCESSING MANAGEMENT TABLE
FIG. 7	_	AREA SETTING	SWAP MANAGEMENT	ALTANATIVE MANAGEMENT OFFSET	ALTANATIVE SEGMENT MANAGEMENT	RESERVE ALTANATIVE AREA MANAGEMENT	WL PROCESSINI INFORMATION	WL PROCESSING MANAGEMENT INFORMATION

SWAP MANAGEMENT INFORMATION

•				
SEGMENT ENTRY 1 ECTIVE ALTERNATIVE SEGMENT SEGMENT SHESS ADDRESS				
SEGMEN DEFECTIVE SEGMENT ADDRESS				
ENTRY 0	ALTERNATIVE SEGMENT ADDRESS			
SEGMENT	DEFECTIVE SEGMENT ADDRESS			
8(A)				
FIG.				



RESERVE ALTERNATIVE AREA MANAGEMENT INFORMATION

ENTRIES ENTRI CIVIL CIVI
--

WL PROCESSING MANAGEMENT INFORMATION

OFFSET n-1: NO. OF BLOCK SHIFTS	
·	
OFFSET 0: NO. OF OFFSET 1: NO. OF BLOCK SHIFTS	
OFFSET 0: NO. OF BLOCK SHIFTS	
8(D)	
Ω	

FIG. 9(A) FIG. 9(B) FIG. 9(C)




FIG. 10




FIG. 11

CONFIGURATION OF WORK RAM (3072 BYTES)

2	RESERVE TABLE ADDRESS) BAA
2	MAIN TABLE ADDRESS	
1468	WORK AREA	~ WKA
512	WL PROCESSING MANAGEMENT TABLE	BMA
1078	DEFECT MANAGEMENT TABLE) MA
2	WIL SETTING	
4	MANAGEMENT HEADER	→ MHA
2	ID) DCA
2	GOOD SECTOR CODE	




FIG. 13




FIG. 14




FIG. 15





FIG. 16






FIG. 17

FIG. 18




FIG. 19





FIG. 20







FIG. 21

FIG. 22



22 / 27

WRITE

ECC CODE GENERATION


DATA RECEPTION


SES SES

1ST ACCESS FLASH→ BUFFER 1

BUFFER 1 (START)

FIG. 23





24 / 27

FIG. 25




FIG. 27(A)

Vcc

PRE

PRE

PRE

PRE

READ

POSSIBLE

Reset

FIG. 28(A)




FIG. 28(B)




FIG. 29

